Differences
This shows you the differences between two versions of the page.
Both sides previous revisionPrevious revisionNext revision | Previous revision | ||
boards:opi0 [2017/01/11 06:55] – [Orange Pi Zero] darron | boards:opi0 [2020/08/05 04:53] (current) – [Pickle Microchip PIC ICSP] darron | ||
---|---|---|---|
Line 6: | Line 6: | ||
The Orange Pi Zero is a Linux compatible computer with high speed GPIO. | The Orange Pi Zero is a Linux compatible computer with high speed GPIO. | ||
- | It contains four ARM CPU cores and uses the AllWinner H2+ (cost reduced H3) system on chip. | + | It contains four ARMv7 CPU cores present in the AllWinner H2+ (cost reduced H3) system on a chip. |
+ | |||
+ | A debian derived distribution of Linux called Armbian works on this device. It's important | ||
+ | to install this on a class 10 microsd card and not a class 4 which has incredibly poor | ||
+ | write performance. A sandisk ultra micro SDHC 10x works well. | ||
=== GPIO === | === GPIO === | ||
- | The board has a [[boards: | + | The board has a [[boards: |
- | Whilst the GPIO is compatible with the RPi notice | + | Whilst the GPIO header |
< | < | ||
Line 28: | Line 32: | ||
</ | </ | ||
- | This is the relationship between the OPi0 GPIO, H2+/H3 I/O, the Linux sysfs interface and the H2+/H3 alternate pin functions. | + | This is the relationship between the Orange Pi Zero GPIO pins, H2+/H3 I/O, Linux sysfs interface and the H2+/H3 alternate pin functions. |
^Pin ^H2+/H3 I/O ^sysfs ^ALT | | ^Pin ^H2+/H3 I/O ^sysfs ^ALT | | ||
Line 55: | Line 59: | ||
</ | </ | ||
- | We can use the OPi0 GPIOs to program PICMicros using [[projects: | + | We can use the Orange Pi Zero GPIOs to program PICMicros using [[projects: |
- | At this time only the [[projects: | + | The [[projects: |
+ | and uses the same numbering. | ||
== Low Voltage Programming with VPP at 3V3 == | == Low Voltage Programming with VPP at 3V3 == | ||
- | Low voltage ICSP at 3V3 can be performed directly from the OPi0 GPIOs. | + | Low voltage ICSP at 3V3 can be performed directly from the GPIOs. |
- | The following connections refer to the OPi0 GPIO header. Ensure that power is only ever applied from GPIO 3V3 on PIN 1 and never 5V. | + | The following connections refer to the GPIO header. Ensure that power is only ever applied from GPIO 3V3 on PIN 1 and never 5V. |
- | Single common data I/O connection (GPIO bit-bang driver) without PGM. | + | Single common data I/O connection (OPI0 or GPIO bit-bang driver) without PGM. |
< | < | ||
OPi0 H2+/ | OPi0 H2+/ | ||
Line 83: | Line 88: | ||
(R1) 10K !MCLR pull-up | (R1) 10K !MCLR pull-up | ||
(R2..R4) 390R. | (R2..R4) 390R. | ||
+ | |||
+ | DEVICE=OPI0 | ||
+ | or | ||
+ | DEVICE=GPIO-BB | ||
+ | IFACE=/ | ||
</ | </ | ||