Both sides previous revisionPrevious revisionNext revision | Previous revision |
boards:h755ziq [2024/10/27 00:03] – [Resources] darron | boards:h755ziq [2024/11/07 22:41] (current) – darron |
---|
</wrap> | </wrap> |
| |
Dual core MCU with Cortex-M7 at 480MHz and Cortex-M4 at 240MHz with 2MB Flash and 1MB RAM. | Dual core STM32H755ZI MCU with Cortex-M7 at 480MHz and Cortex-M4 at 240MHz with 2MB Flash and 1MB RAM. |
| |
===Pinout=== | ===Pinout=== |
| |
[[https://www.st.com/resource/en/errata_sheet/es0445-stm32h745xig-stm32h755xi-stm32h747xig-stm32h757xi-device-errata-stmicroelectronics.pdf|MCU errata]] | [[https://www.st.com/resource/en/errata_sheet/es0445-stm32h745xig-stm32h755xi-stm32h747xig-stm32h757xi-device-errata-stmicroelectronics.pdf|MCU errata]] |
| |
| |
| |
| |
[[https://web.archive.org/web/20200217044809/http://blog.atollic.com/using-gnu-gcc-on-arm-cortex-devices-placing-code-and-data-on-special-memory-addresses-using-the-gnu-ld-linker|GNU ld linker]] | [[https://web.archive.org/web/20200217044809/http://blog.atollic.com/using-gnu-gcc-on-arm-cortex-devices-placing-code-and-data-on-special-memory-addresses-using-the-gnu-ld-linker|GNU ld linker]] |
| |
| [[https://www.st.com/resource/en/application_note/dm00272912-managing-memory-protection-unit-in-stm32-mcus-stmicroelectronics.pdf|STM32 ARM MPU]] |
| |
| [[https://developer.arm.com/documentation/dui0552/a/cortex-m3-peripherals/optional-memory-protection-unit/mpu-access-permission-attributes?lang=en|ARM MPU permissions]] |