You are here: start » boards » h755ziq

Differences

This shows you the differences between two versions of the page.

Link to this comparison view

Both sides previous revisionPrevious revision
Next revision		Previous revision
boards:h755ziq [2024/10/20 17:36] – darronboards:h755ziq [2024/11/07 22:41] (current) – darron
Line 5: Line 5:
 \\ \\ \\ \\
 {{boards:h755ziq-back.jpg?100}} {{boards:h755ziq-back.jpg?100}}
 +\\ \\
 +{{boards:h7arch.jpg?100}}
 </wrap> </wrap>
  
-Dual core MCU with Cortex-M7 at 480MHz and Cortex-M4 at 240MHz with 2MB Flash and 1MB RAM.+Dual core STM32H755ZI MCU with Cortex-M7 at 480MHz and Cortex-M4 at 240MHz with 2MB Flash and 1MB RAM.
  
 ===Pinout=== ===Pinout===
Line 21: Line 23:
 PB0  LD1 GREEN PB0  LD1 GREEN
 PE1  LD2 YELLOW PE1  LD2 YELLOW
-PB13 LD3 RED+PB14 LD3 RED
  
 OSC32 OSC32
 X3 NX3215SA 32.768KHz X3 NX3215SA 32.768KHz
 </code> </code>
 +
 +===RAM===
 +
 +^Address ^Type^Size^Alias^
 +|0x00000000 .. 0x0000FFFF|ITCM (CM7) |64KB | |
 +|0x20000000 .. 0x2001FFFF|DTCM (CM7) |128KB| |
 +|0x24000000 .. 0x2407FFFF|AXI SRAM |512KB| |
 +|0x30000000 .. 0x3001FFFF|SRAM1    |128KB|0x10000000 .. 0x1001FFFF|
 +|0x30020000 .. 0x3003FFFF|SRAM2    |128KB|0x10020000 .. 0x1003FFFF|
 +|0x30040000 .. 0x30047FFF|SRAM3    |32KB |0x10040000 .. 0x10047FFF|
 +|0x38000000 .. 0x3800FFFF|SRAM4    |64KB |
 +|0x38800000 .. 0x38800FFF|BACKUP SRAM| 4KB|
 +
 ===Resources=== ===Resources===
  
Line 42: Line 57:
 [[https://www.st.com/resource/en/errata_sheet/es0445-stm32h745xig-stm32h755xi-stm32h747xig-stm32h757xi-device-errata-stmicroelectronics.pdf|MCU errata]] [[https://www.st.com/resource/en/errata_sheet/es0445-stm32h745xig-stm32h755xi-stm32h747xig-stm32h757xi-device-errata-stmicroelectronics.pdf|MCU errata]]
  
 +
 +
 +[[https://www.st.com/resource/en/application_note/an5557-stm32h745755-and-stm32h747757-lines-dualcore-architecture-stmicroelectronics.pdf|STM32 dual core architecture]]
 +
 +[[https://www.st.com/resource/en/application_note/an5617-stm32h745755-and-stm32h747757-lines-interprocessor-communications-stmicroelectronics.pdf|STM32 dual core IPC]]
 +
 +[[https://web.archive.org/web/20200217044809/http://blog.atollic.com/using-gnu-gcc-on-arm-cortex-devices-placing-code-and-data-on-special-memory-addresses-using-the-gnu-ld-linker|GNU ld linker]]
 +
 +[[https://www.st.com/resource/en/application_note/dm00272912-managing-memory-protection-unit-in-stm32-mcus-stmicroelectronics.pdf|STM32 ARM MPU]]
 +
 +[[https://developer.arm.com/documentation/dui0552/a/cortex-m3-peripherals/optional-memory-protection-unit/mpu-access-permission-attributes?lang=en|ARM MPU permissions]]