Differences

This shows you the differences between two versions of the page.

--- boards:frdm [2015/01/03 15:20] – darron
+++ boards:frdm [2024/07/10 12:21] (current) – external edit 127.0.0.1
@@ Line 6: / Line 6: @@
 This is a demo board for the Freescale Cortex-M0+ CPU.
-== Files at Freescale ==
+=== Headers ===
-[[http://cache.freescale.com/files/32bit/doc/user_guide/FRDMKL25ZUM.zip?fasp=1&WT_TYPE=Users%20Guides&WT_VENDOR=FREESCALE&WT_FILE_FORMAT=zip&WT_ASSET=Documentation&fileExt=.zip|Manual and schematic]]
-== Sockets ==
 The FRDM-KL25Z doesn't come with header sockets, the following items were bought to fulfil this requirement.
@@ Line 19: / Line 15: @@
 x TE CONNECTIVITY / AMP-1-215307-0-SOCKET, VERTICAL, 2ROW, 20WAY
 </code>
+One day I will solder them in place.
+=== Firmware ===
+Out of the box this board doesn't work with anything resembling a modern
+day computer so I never used it until 8 years after buying it in 2014.
+Without an upgrade it doesn't work in any variety of Linux or Windows after 7.
+The fact that it doesn't work with anything except XP and 7 means it's
+very hard to upgrade.
+You have to download new firmware to upgrade the bootloader from version 0.11
+to something higher that will work with a modern PC. Somehow I managed to get it
+to upgrade using Windows XP in a VirtualBox VM.
+Once the upgrade magically worked I further updated it from OpenSDA to J-Link for NXP.
+The files I think I used to proceed were (I have a bad memory but this is probably close):
+<code>
+DEBUG-APP_Pemicro_v108.SDA
+BOOTUPDATEAPP_Pemicro_v111.SDA
+_OpenSDA_FRDM-KL25Z.bin
+</code>
+Good luck.
+=== Programming ===
+__frdm-kl25z.jlink__
+<code>
+USB 000000123456
+Device MKL25Z128xxx4
+SelectInterface SWD
+Speed 4000
+Reset
+Exit
+</code>
+<code>
+/opt/JLink/JLinkExe ./frdm-kl25z.jlink
+SEGGER J-Link Commander V7.82 (Compiled Oct 13 2022 13:42:33)
+DLL version V7.82, compiled Oct 13 2022 13:42:08
+J-Link Command File read successfully.
+Processing script file...
+J-Link>USB 000000123456
+Connecting to J-Link via USB...O.K.
+Firmware: J-Link OpenSDA compiled May 27 2019 10:59:53
+Hardware version: V1.00
+J-Link uptime (since boot): N/A (Not supported by this model)
+S/N: 621000000
+VTref=3.300V
+J-Link>Device MKL25Z128xxx4
+J-Link>SelectInterface SWD
+Selecting SWD as current target interface.
+J-Link>Speed 4000
+Selecting 4000 kHz as target interface speed
+J-Link>Reset
+Target connection not established yet but required for command.
+Device "MKL25Z128XXX4" selected.
+Connecting to target via SWD
+ConfigTargetSettings() start
+ConfigTargetSettings() end
+InitTarget() start
+InitTarget()
+InitTarget() end
+Found SW-DP with ID 0x0BC11477
+DPv0 detected
+CoreSight SoC-400 or earlier
+AP map detection skipped. Manually configured AP map found.
+AP[0]: AHB-AP (IDR: Not set)
+AP[1]: MEM-AP (IDR: Not set)
+AP[0]: Core found
+AP[0]: AHB-AP ROM base: 0xF0002000
+CPUID register: 0x410CC600. Implementer code: 0x41 (ARM)
+Found Cortex-M0 r0p0, Little endian.
+FPUnit: 2 code (BP) slots and 0 literal slots
+CoreSight components:
+ROMTbl[0] @ F0002000
+[0][0]: F0000000 CID B105900D PID 000BB932 MTB-M0+
+[0][1]: F0001000 CID B105900D PID 0008E000 MTBDWT
+[0][2]: E00FF000 CID B105100D PID 000BB4C0 ROM Table
+ROMTbl[1] @ E00FF000
+[1][0]: E000E000 CID B105E00D PID 000BB008 SCS
+[1][1]: E0001000 CID B105E00D PID 000BB00A DWT
+[1][2]: E0002000 CID B105E00D PID 000BB00B FPB
+Cortex-M0 identified.
+Reset delay: 0 ms
+Reset type NORMAL: Resets core & peripherals via SYSRESETREQ & VECTRESET bit.
+Reset: Halt core after reset via DEMCR.VC_CORERESET.
+Reset: Reset device via AIRCR.SYSRESETREQ.
+J-Link>Exit
+Script processing completed.
+</code>
+=== Resources ===
+{{:downloads:FRMD-KL25Z.pdf|Manual and schematic}}

Differences

start

boards

advertisement

Toolbox