You are here: start » boards » opi0

Differences

This shows you the differences between two versions of the page.

Link to this comparison view

Both sides previous revision Previous revision
Next revision 		Previous revision
boards:opi0 [2017/01/11 04:18]
darron [GPIO] 		boards:opi0 [2020/08/05 04:53] (current)
darron [Pickle Microchip PIC ICSP]
Line 2: Line 2:
 <wrap right> <wrap right>
 {{:boards:opi0-1.jpg?200|Orange Pi Zero}} {{:boards:opi0-1.jpg?200|Orange Pi Zero}}
-\\ \\ 
-{{:boards:opi0-1.jpg?200|Naranja Pi Cero}} 
 </wrap> </wrap>
  
 The Orange Pi Zero is a Linux compatible computer with high speed GPIO. The Orange Pi Zero is a Linux compatible computer with high speed GPIO.
  
 +It contains four ARMv7 CPU cores present in the AllWinner H2+ (cost reduced H3) system on a chip.
 +
 +A debian derived distribution of Linux called Armbian works on this device. It's important
 +to install this on a class 10 microsd card and not a class 4 which has incredibly poor
 +write performance. A sandisk ultra micro SDHC 10x works well.
 === GPIO === === GPIO ===
-The board has a [[boards:rpi|Raspberry Pi]] compatible GPIO header with 26 pins, an Orange Pi0 specific header with 13 pins and serial port.+The board has a [[boards:rpi|Raspberry Pi]] compatible GPIO header with 26 pins, an Orange Pi Zero specific header with 13 pins and a serial console at 9600 baud.
  
-Whilst the GPIO is compatible with the RPi note the orientation.+Whilst the GPIO header is compatible with the RPi the orientation is different.
  
 <code> <code>
Line 29: Line 32:
 </code> </code>
  
-This is the relationship between the OPi0 IO, H2+/H3 I/O, the Linux sysfs interface and alternate pin function.+This is the relationship between the Orange Pi Zero GPIO pins, H2+/H3 I/O, Linux sysfs interface and the H2+/H3 alternate pin functions.
  
-^Pin ^H2+/H3 I/O ^sysfs ^Alt |+^Pin ^H2+/H3 I/O ^sysfs ^ALT  |
 | 3  | PA12      | 12  | SDA  | | 3  | PA12      | 12  | SDA  |
 | 5  | PA11      | 11  | SCK  | | 5  | PA11      | 11  | SCK  |
Line 38: Line 41:
 | 10 | PG7       | 199 | RxD  | | 10 | PG7       | 199 | RxD  |
 | 11 | PA1       | 1   | RxD  | | 11 | PA1       | 1   | RxD  |
-| 12 | PA7       | 7   | +| 12 | PA7       | 7   |      |
 | 13 | PA0       | 0   | TxD  | | 13 | PA0       | 0   | TxD  |
 | 15 | PA3       | 3   | CTS  | | 15 | PA3       | 3   | CTS  |
Line 52: Line 55:
  
 === Pickle Microchip PIC ICSP === === Pickle Microchip PIC ICSP ===
 +<wrap right>
 +{{:boards:opi0-icsp.jpg?200|La naranja 0}}
 +</wrap>
  
-Along with USB serial we can use the OPi0 GPIOs to program PICMicros using [[projects:pickle|Pickle Microchip PIC ICSP]].+We can use the Orange Pi Zero GPIOs to program PICMicros using [[projects:pickle|Pickle Microchip PIC ICSP]].
  
-Memory mapped I/O can be used to drive the GPIOs, however, the [[projects:gpio-bb|GPIO bit-bang driver for Linux]] may also be utilised on the OPi0 if preferred.+The [[projects:gpio-bb|GPIO bit-bang driver for Linux]] may also be utilised on the Orange Pi Zero 
 +and uses the same numbering.
  
 == Low Voltage Programming with VPP at 3V3 == == Low Voltage Programming with VPP at 3V3 ==
  
-Low voltage ICSP at 3V3 can be performed directly from the OPi0 GPIOs.+Low voltage ICSP at 3V3 can be performed directly from the GPIOs.
  
-The following connections refer to the OPi0 GPIO header. Ensure that power is only ever applied from GPIO 3V3 on PIN 1 and never 5V.+The following connections refer to the GPIO header. Ensure that power is only ever applied from GPIO 3V3 on PIN 1 and never 5V.
  
-Single common data I/O connection (OPi0 or GPIO bit-bang driver)+Single common data I/O connection (OPI0 or GPIO bit-bang driver) without PGM.
 <code> <code>
  OPi0 H2+/H3                       PICMicro       GPIO header     .pickle  OPi0 H2+/H3                       PICMicro       GPIO header     .pickle
Line 72: Line 79:
  GND-------------------------------VSS  R1        PIN 9  GND-------------------------------VSS  R1        PIN 9
                                         |                                         |
- PA12-----------R3-470R------------VPP--+         PIN 3           VPP=12+ PA12-----------R2-390R------------VPP--+         PIN 3           VPP=12
  
- PA11-----------R4-470R------------PGC            PIN 5           PGC=11+ PA11-----------R3-390R------------PGC            PIN 5           PGC=11
  
- PA06-----------R5-470R------------PGD            PIN 7           PGD=6+ PA06-----------R4-390R------------PGD            PIN 7           PGD=6
  
- PA01-----------R6-470R------------PGM--R2-+      PIN 11          PGM=1 +                                                                  PGM=-1
-                                           | +
-                                          ///+
 (R1) 10K !MCLR pull-up (R1) 10K !MCLR pull-up
-(R2) 10K where appropriate (PGM is not present on all devices). +(R2..R4) 390R. 
-(R3..R6) 470R.+ 
 +DEVICE=OPI0 
 + or 
 +DEVICE=GPIO-BB 
 +IFACE=/dev/gpio-bb
 </code> </code>